Arşiv logosu
  • Türkçe
  • English
  • Giriş
    Yeni kullanıcı mısınız? Kayıt için tıklayın. Şifrenizi mi unuttunuz?
Arşiv logosu
  • Koleksiyonlar
  • Sistem İçeriği
  • Analiz
  • Talep/Soru
  • Türkçe
  • English
  • Giriş
    Yeni kullanıcı mısınız? Kayıt için tıklayın. Şifrenizi mi unuttunuz?
  1. Ana Sayfa
  2. Yazara Göre Listele

Yazar "Sahin, Suhap" seçeneğine göre listele

Listeleniyor 1 - 2 / 2
Sayfa Başına Sonuç
Sıralama seçenekleri
  • Küçük Resim Yok
    Öğe
    Comparison of Number Formats on FPGA-Based OFDM Modem Architecture
    (IEEE, 2013) Sahin, Suhap; Kavak, Adnan; Cavuslu, Mehmet Ali
    It is preferable for wireless operators to use the existing infrastructure as possible for different services such as GSM, 3G and Wimax. This becomes possible with the development of software defined base stations. But, to obtain desired performance and flexibility in signal processing at software defined base stations needs to be implemented instead of traditional processors and ASIC modem on programmable processors. The purpose of this thesis is implementing of the OFDM modem architecture on FPGA by using IEEE-754 floating point and IQ-Math fixed point number format. Two different OFDM modem design implemented by using IEEE-754 and IQ-Math, compared with basis of the usage of FPGA hardware resources, design clock frequency and the sensitivity of number formats criteria.
  • Küçük Resim Yok
    Öğe
    FPGA-Based Implementation of Basic Image Processing Applications as Low-Cost IP Core
    (IEEE, 2018) Altuncu, Mehmet Ali; Kosten, Mehmet Muzaffer; Cavuslu, Mehmet Ali; Sahin, Suhap
    With technology, rapidly developing image sensors have begun to be used in many areas, from smart phones to unmanned vehicles. In particular, systems that have to process many images at the same time, such as unmanned vehicles, require a high amount of processing power and use expensive equipment. In this work, we describe FPGA based implementation of basic image processing applications that can work on low cost FPGA families for use in applications with high processing power. With the IP core, users can easily perform mirroring, inversion, negation, thresholding, brightness and contrast enhancement / reduction on the image. The IP core platform is designed to be independently. Synthesis results are given with reference to Xilinx's Spartan 7 FPGA. The results show that the developed IP core has a low hardware cost.

| Niğde Ömer Halisdemir Üniversitesi | Kütüphane | Açık Erişim Politikası | Rehber | OAI-PMH |

Bu site Creative Commons Alıntı-Gayri Ticari-Türetilemez 4.0 Uluslararası Lisansı ile korunmaktadır.


Merkez Yerleşke Bor Yolu 51240, Niğde, TÜRKİYE
İçerikte herhangi bir hata görürseniz lütfen bize bildirin

DSpace 7.6.1, Powered by İdeal DSpace

DSpace yazılımı telif hakkı © 2002-2025 LYRASIS

  • Çerez Ayarları
  • Gizlilik Politikası
  • Son Kullanıcı Sözleşmesi
  • Geri Bildirim